Questions tagged [high-speed]
High-speed design deals with designing circuits which are working at high frequencies where side-effects like path inductance gain significant influence.
396 questions
0
votes
4
answers
108
views
High speed signals and control impedance traces
What exactly is the definition of a high speed signal? Would you consider a signal of 1 MHz a high frequency signal? Or does it depend on the rise and fall time (the edges are what create harmonics)?
...
5
votes
2
answers
353
views
High Speed Interfaces - Termination resistors vs Characteristics Impedance
I’m trying to understand the reasoning behind termination requirements in different differential signaling interfaces.
For example, USB uses differential signaling (D+ and D–), but the standard does ...
1
vote
0
answers
38
views
Routing MIPI-CSI 2 using 31p two-sides contacts connector
Does anyone know best practices for routing these types of connectors? My problem is that this type of connector requires vias. Firstly, I can't place the vias far apart from the D+ and D- pins (they'...
0
votes
1
answer
52
views
LPDDR4 T Branch topology layout routing length match
For LPDDR4 T Branch topology layout routing do I need to match the length of Level 1 branch also with A0 with other address group like A1 A2 etc should be also equally length match.
Level 1 branch ...
1
vote
1
answer
102
views
Rule for 5W Routing Differential Pair
I am working on a high speed design. To reduce the cross talk between the signals I need to implement a 5W rule (which means that the spacing between the signal pairs must be
a minimum of 5 times the ...
2
votes
1
answer
124
views
Layer order of a four layer stackup suited to several different high speed digital interfaces
I have encountered a tow road selecting the order of layers in a 4-L stackup. Please consider the pcb has rmii, 2 x usb 2 full speed, qspi, sd card, and a tft controller parallel interface. Several ...
2
votes
2
answers
96
views
Serpentine routing between vias at under the BGA package - Length matching
I wonder if it's OK to use serpentine routing between vias at under the BGA package.
If you look at DDR0_DQ27, you can see that I using that area to perform length matching by use serpentine routing ...
2
votes
1
answer
213
views
Twisted pair to PCB transmission line implementation
I have a CAN Bus with a PCB at the center of the system. I have a pair of 120 ohm differential traces on the board. They are .45mm height above the reference plane and .45mm trace gap. Is there ...
1
vote
1
answer
162
views
10 Layer impedance control PCB stackup for custom SBC
I'm designing a custom SBC using the TI Sitara AM6254 SoC, which includes several high-speed interfaces like DDR4, RGMII, USB,HDMI,LVDS,CSI and PCIe.
The official SK-AM62B-P1 development board from TI ...
0
votes
0
answers
69
views
GND Return Path Stitching Via Design for High-Speed Signals in 10-Layer PCB
I'm working on a 10-layer PCB design with high-speed signals and need some advice on return path via placement.
My setup:
10-layer stackup
Using buried and blind vias for high-speed signals
Signal ...
0
votes
1
answer
79
views
DDR3 UDIMM dual rank stick design considerations
I am designing a standard 240 pin DDR3 UDIMM PC ram stick for learning purposes. I did quite a lot of research on the DDR3 architecture and PCB layout, but there are still some questions that I can ...
2
votes
2
answers
190
views
Untangling high speed (HDMI) differential signals
I am trying to integrate the Raspberry Pi CM5 into a camera recording project but am not sure about exactly how to route the HDMI (and other differential) signals.
I have a basic understanding of the ...
1
vote
1
answer
90
views
DDR3 potential signal integrity issue
I am currently in progress designing SoC based on AMD Zynq7010 with two DDR3 memory (MT41K256M16TW-107IT:P). I am utilizing fly by routing. Upper memory is 2nd DDR3 memory and lower memory is 1st DDR3 ...
3
votes
1
answer
341
views
Clarification on Differential Signaling: Polarity and Tx/Rx Swap
This is a general inquiry regarding differential signaling in common high-speed interfaces.
Specifically, I have observed that Ethernet PHYs and USB hub ICs often include features such as polarity ...
0
votes
2
answers
148
views
How does pouring power copper around signals in a signal layer affect impedance?
I'm designing a PCB with a bunch of controlled-impedance differential pairs. I've determined that I must go to an 8-layer board. I'd like to use one of these Hartley-recommended stackups:
(Image ...
1
vote
0
answers
78
views
High-Speed Angular Position Sensing at 6000°/s Without Using Hall or Optical Encoders and with off-center mounting
I'm looking for a compact sensor solution to measure relative angular position for a rotating system under the following constraints:
High-speed rotation: The system (and the sensor itself - it is ...
3
votes
1
answer
280
views
On the input stage of an oscilloscope sampling circuit
Grosso modo, the standard input stage of a sampling circuit has traditionally the following form:
simulate this circuit – Schematic created using CircuitLab
In high performance sampling ...
1
vote
0
answers
104
views
High speed PCB design questions
I am senior EE student and working towards high speed PCB board design including DDR3, Gigabit Ethernet, MIPI and HDMI. I finally completed schematic and moving towards PCB design. As expected, I am ...
5
votes
2
answers
380
views
Can I use series termination at both the source and destination?
I have two ICs which will be communicating 100Mbps serial data to each other over a single ended transmission line. The communication is half duplex, so they will take turns being the transmitter and ...
1
vote
1
answer
103
views
Lattice ECP5 output slew rate not in datasheet
The ECP5 sysIO datasheet mentions two programmable skew rates (FAST and SLOW) for LVTTL and LVCMOS outputs but the actual slew rate value is never given.
Has anyone measured the output signal rise ...
1
vote
1
answer
123
views
Buffer / Connector Topology for Daisy Chained SPI Signal Between PCBs
I'm working on a project where I need to control a large number of shift register outputs updated at 44.1kHz audio rate. I built a board in the past that worked well for controlling 64 outputs (8 ...
2
votes
2
answers
257
views
USB2514B USB high-speed mode issue
I'm using a USB2514-B as a 4-port hub connected to a Raspberry PI CM4, and I can't figure out why the USB devices connected to it only work in full-speed mode.
If I connect a USB device in high-speed ...
1
vote
2
answers
128
views
Does My Circuit Contain High-Speed Signals?
My circuit includes the following components:
• PIC16 with internal clock, frequency: 32 MHz
• ST LED2000 LED driver (a buck converter) with a PWM dimming input
• TI BQ24070RHL battery charger
• ...
1
vote
2
answers
87
views
Trimmer selection for pulse generator
For education purposes, I plan to build the following short-pulse generating circuit:
(picture taken from https://www.radiolocman.com/shem/schematics.html?di=473681, as far as I can tell the original ...
0
votes
0
answers
28
views
Regarding Power Integrity analysis of Motherboard in hspice
I am working on power integrity analysis of a motherboard in HSpice, i.e. analysing the power distribution network (PDN) of a motherboard PCB to locate the regions of biggest noise or DC voltage droop ...
2
votes
1
answer
408
views
How can I calculate differential via impedances in PCB design?
I am designing a PCB which includes a BGA connector and differential pairs. The differential signals are Displayport and Ethernet. Those tracks go connector to connector only.
I choose 0.2mm drill ...
0
votes
1
answer
100
views
ZYNQ XC7Z010-3CLG400E - Can I use SPI MIO to EMIO?
This will be my first attempt to design PCB based on Xilinx Zynq device. The specific part number is XC7Z010-3CLG400E. My main objective is to learn how to design high speed peripherals including DDR3,...
2
votes
1
answer
182
views
PRBS for testing high speed interfaces
Many times you see datasheets showcasing high speed transciever interfaces being tested using PRBS data.
Intuitively, I think the motivation is to test the medium using a signal of somewhat even ...
2
votes
1
answer
153
views
Problem in locating and stopping radiation from an ethernet phy and RMII signaling
An FCC unintentional radiators test is failing at 550MHz, after probing with a near field probe the source was located to these areas of the PCB (shown below in black circles). The RMII is running at ...
2
votes
1
answer
179
views
PCIe x1 risers missing various signals - a hack or a legitimately allowed configuration?
Background
While debugging a system where one of the peripherals was only intermittently present on the bus, I turned my attention to PCIe risers as a culprit. After measuring a few of them I noticed ...
1
vote
2
answers
540
views
How am I supposed to drive 50-Ohm terminated "CMOS inputs" (of AD9545 Evaluation Board)
The AD9545 Evaluation Board documentation states that the Reference Inputs (REF B/BB) are "configured for single-ended CMOS inputs" and drive the AD9545 via an "on board voltage divider&...
1
vote
1
answer
135
views
Ethernet cable termination
I am using a D-coded M12 Ethernet connector in my device for a Fast Ethernet (100 Mbps) connection. Due to physical limitations, the connector can't be PCB-mounted, so I selected a panel-mount version ...
0
votes
2
answers
242
views
Why don't PCB trace width calculation tools have an option for setting the currect capacity? Kicad tool as an example
I am using the Kicad trace width calculator tool for finding the width required for a 50 ohm trace.
The obtained value of trace width is 0.355mm. Assume this trace width is not enough for the ...
0
votes
1
answer
88
views
What is the relation between pcb trace width and number of layers
I need to design a PCB for RF Application.
The board contains jsut 4 sma connectors .They are Connected as shown below.
The frequency of operation is 20Ghz. Trace impedance should be 50 Ohm.Current ...
0
votes
1
answer
118
views
Which is a better routing with less crosstalk for diff pairs for Ethernet 100BaseT
I saw some routing the other day in a design, I'm wondering what would be better for less crosstalk. Version 1 has better matching but the diff pairs are closer to each other. Version 2 has better ...
0
votes
2
answers
135
views
How can I add a small (~1 V) voltage from a fast, 50-ohm signal generator (AWG) onto a high DC voltage (~500 V) signal?
I need to add a small (~1 V) voltage with DC and AC (but not exclusively AC) components from a signal generator to a high DC voltage, up to approx. 500 V.
Conceptually, the answer could look like ...
3
votes
1
answer
1k
views
Soldering RG179 coaxial cable directly to PCB
I'm building a very low-cost bidirectional SDI-3G to fiber converter. I am in the process of selecting a connector for the SDI part. The issue is that I can't really find one that won't explode the ...
6
votes
1
answer
124
views
Selecting a high-speed HDMI connector
I'm looking to build a mostly-passthrough HDMI device, but I'm finding it very confusing to understand the maximum speed that a connector can allow for.
I've noticed that DigiKey, for example, shows &...
6
votes
3
answers
1k
views
How important is a "no reflection" strategy for 1 Hz systems?
One of my colleagues claims that no matter what frequency the PCB board has, you cannot allow reflections inside the tracks. In this case, it's 1 Hz frequency that is going to turn a relay ON. The ...
4
votes
1
answer
684
views
High frequency digital (2GHz+) and PCB manufacturability with FR4?
I have done many designs below 2GHz but am now needing to go beyond that to 3GHz. The PCB's need to be able to support MIPI CSI and LPDDR5 signaling. Can I use run of the mill FR4 or do I need to '...
2
votes
1
answer
114
views
Why does a MOSFET fail on fast signals, even if they're much longer than the turn on + turn off times?
When running at a fast signal, why does the MOSFET below not turn off, even when gate voltage is well below threshold (even negative)? Although the signal is fast (7 MHz, 140 ns period) it is < 1/...
3
votes
0
answers
303
views
How are pad impedance discontinuities precisely compensated for in high speed PCB layouts?
I stumbled across a recommendation in an 850MHz opamp datasheet that said the following:
All ground and power planes under the input and output pins must be cleared of copper to prevent the formation ...
1
vote
1
answer
181
views
Display port eye diagram evaluation
I was testing my display port diagram, all 4 lines.
The first three look good, the 4th line looks like it has only one signal (not differential.)
My question:
Is the 4th line okey to be like this. (...
0
votes
1
answer
118
views
Oscilloscope slow sampling with GPIB
I have a 12 GHz oscilloscope with a 40 GSa/s sampling rate from Keysight, and I have a National Instruments GPIB-USB-HS with it. Sampling for 30 seconds with no averaging of data, it only gives 20 ...
1
vote
2
answers
150
views
Should reference plane change its potential value if a track goes to another layer?
Assume you have a four layer board.
Signal
GND
Dielectric
VDD
Signal
And you having a track in the 4:th layer. Suddenly you're using a via to go through the 4:th layer to 1:st layer.
Question
The ...
0
votes
1
answer
389
views
Removing GND and Power planes under the feedback pins and traces in opamp layout
I want to use a reference design form Texas instrument as a reference for my layout for OPA838, I noticed this reference design is a 4-layer board (signal-GND-Power-signal):
Reference: the image is a ...
1
vote
1
answer
348
views
What happens if there is an impedance mismatch on differential pairs? [closed]
What do we encounter if the impedance changes along the way? For example, what kind of problem can we encounter when one of the two complementary PCB's is 90 ohm and the other is 100 ohm? For example, ...
0
votes
2
answers
128
views
Which of these 2 phenomena occur first - AN or MDIX
Most of these days, the Ethernet PHY/switch devices support Auto-MDIX and Autonegotiation.
So, when a link partner is getting connected to a PHY or a Switch, which of these two phenomenons happens ...
2
votes
0
answers
226
views
How to achieve 50 Ohm Impedance with a SMB connector
I have a PCB design with a SMB connector but can't find any information about how I should treat the pad to ensure 50R impedance.
Should there be a keepout on the ground layer directly beneath this ...
1
vote
0
answers
119
views
Why does this pulse generator have a voltage inverter?
I am designing a fast pulse generator, inspired by Leo Bodnar's pulse generator, using the ADCMP572 ultra fast comparator.
It looks like a pretty simple device, using a PIC microcontroller to drive ...