Questions tagged [microsemi-fpga]
Use this tag when your question specifically pertains to the Microsemi line of FPGAs and SoC-FPGAs.
42 questions
0
votes
0
answers
37
views
PolarFire PF_RAMS memory init fails: “sNVM page insufficient” when initializing 3 SRAM IPs — how to force init into LUT/BRAM instead of sNVM?
I have a Microchip / Microsemi PolarFire FPGA design built in Libero where I instantiate a RISC-V core (System Builder) and three additional PF_RAMS (PolarFire SRAM) IP blocks that I want to ...
- 27
0
votes
1
answer
140
views
Error (suppressible): (vsim-3584) Module parameter 'ARGVALUE0' not found for override
I'm trying to simulate Core1553BRT_APB LiberoSoc IP Core via user testbench provided by this Core. When I launch RTL simulation (I'm using ModelSim Microsemi Pro 2020.4), it gives me Error (...
- 53
0
votes
2
answers
104
views
signal rate error handling in FPGA
I am implementing a Manchester decoder for a serial input with rate 10mbps +/- 0.01% bit timing error. The sampling frequency is 160MHz +/- 50ppm.
Longest packet is 1526 bytes * 8 = 12208 bits. So ...
2
votes
0
answers
101
views
Delay line using carry chain in IGLOO2 FPGA
I am trying to implement a fixed delay line using carry chain inside FPGA (Microchip's IGLOO2). Currently one of the constraints in this project is to use carry chain as delay elements (not any other ...
- 57
0
votes
0
answers
135
views
Giving write enable signal externally by DIP switch to FPGA memory
I have designed a simple internal SRAM memory where I initiate the write enable and read enable via DIP switches.
Verilog input wire has been declared in the simple memory read write which connects to ...
- 362
1
vote
1
answer
1k
views
Minimum FPGA clock frequency
I currently work with two FPGAs, Microchip/Microsemi ProASIC3E and AMD/Xilinx Zynq-7020.
In their datasheets, the recommended minimum operating frequency is 1.5 MHz for the A3PE ProASIC3E chip. The ...
- 362
0
votes
1
answer
365
views
Microchip FPGA Internal Short Circuit
We are using the FPGA ProASIC3E A3PE1500-PQ208. The FPGA got internally short circuited during runtime. The FPGA IO Supply Voltage and FPGA ground are permanently short circuited and it is not ...
- 362
1
vote
1
answer
127
views
Problem with back annotated netlist signals naming for simulation purposes in Modelsim
Some of the labels used in back-annotated netlist descriptions generated by Microchip (Microsemi) Libero rely on forward slash naming conventions as shown below
...
- 181
-1
votes
1
answer
500
views
Error message vsim-3171 keeps popping up in Modelsim DE 2021.1 even though it was solved in Modelsim ME 10.2c
I have a test bench where I'm using a SystemVerilog bind construct. My test bench follows a similar organization to the one described at this link
Every time I run it, error vsim-3171 shows up. I came ...
- 181
0
votes
1
answer
161
views
Libero does synthesis again before programming the device
I am using a ProASIC3E PQ208 FPGA and Libero tool to write the vhdl code and program the board on which the FPGA is soldered. When I try to open Libero again to program file, it starts the synthesis ...
- 362
0
votes
1
answer
116
views
HLS like programming on Actel devices
I have been using Xilinx FPGA devices for a while and I use HLS extensively to create parts of my design.
I have currently switched to Actel FPGA devices and specifically the ProASIC3 family, and ...
- 362
0
votes
2
answers
441
views
Why program for MI-V bigger than 64 kB does not build properly?
I am woking with Microsemi Polarfire Splashkit evaluation board (Microchip's Polarfire MPF300T FPGA on board). My project has Mi-V RV32 Softcore processor (RISC-V ISA) and I am writing firmware for it....
- 1
0
votes
1
answer
290
views
FPGA simulation with crystal oscillator what to do with XTL input?
I instantiated a crystal oscillator (and CCC) in a Microchip/Microsemi IGLOO2 FPGA design, and the oscillator's VHDL module has a XTL input pin.
What is the proper preparation/wiring for simulation?
...
- 3,187
0
votes
1
answer
323
views
Is it possible to write an "interconnect" in VHDL by hand?
An interconnect connects one or more masters to one or more slaves in a sort of system on chip design. In such a scenario there would be a master containing a standard bus like Avalon-MM, AMBA AXI, ...
- 12.4k
0
votes
1
answer
1k
views
Is there a reason to have different files or entities with same name in FPGA project?
In FPGA projects, the files are usually named after the entity they contain. I am trying to figure out these things:
Is it a good practice to have multiple entities in same file?
What if entity and ...
- 12.4k
2
votes
2
answers
239
views
Maximum rate between ADC-FPGA link for Igloo 2 vs Max 10
An ADC has a source synchronous output interface and is to be interfaced with an FPGA. The ADC can communicate using single ended CMOS, DDR CMOS and DDR LVDS. How do I know what is the fastest rate ...
- 2,347
0
votes
3
answers
2k
views
Program FPGA without JTAG?
I write embedded software that runs on a single board computer running Linux and talking to FPGAs. I do not do FPGA design, so I'm at the edge of my knowledge with this question: how do I program an ...
- 962
1
vote
0
answers
130
views
Is there a "universal" JTAG controller peripheral?
JTAG can be used to read/write data from/to FPGAs. I want to know if there is any device with an interpreter that can be used with user written STAPL files. Basically the peripheral shall wiggle the ...
- 2,347
0
votes
1
answer
297
views
How to transfer blocks of data into FPGA to aid in testing?
How can one transfer data from PC to FPGA and read back result for test purpose where the data must not get corrupted i.e resend if data integrity was lost or use some other error recovery mechanism. ...
- 2,347
0
votes
1
answer
2k
views
Ethernet Auto Negotiation Timeout
I am currently trying to get a basic Ethernet communication between a laptop and and FPGA Development board working correctly, however, I seem to be facing an issue where the auto-negotiation is ...
0
votes
1
answer
290
views
Ethernet Data Transfer (ARM M3-Cortex to PC)
I am having some trouble trying to understand how I can use Ethernet to transmit some data to a computer.
To be clear this would be a direct connection (an Ethernet cable will run from my development ...
4
votes
1
answer
1k
views
Smartfusion2 Programmer Error
I have recently start using the M2S150 Development kit from Microsemi and have run into an issue when attempting to program the board (via Libero 12.1).
When running the "Run PROGRAM Action" ...
0
votes
1
answer
906
views
Active Low LED and Active Low Switch behavior on FPGA counter-intuitive
I was following a tutorial to get started with Libero SoC with MicroSemi SmartFusion FPGA. I coded a small LED toggle module
...
- 907
0
votes
1
answer
387
views
24-bit binary to 32-bit bcd
I'm trying to write a 24bin-32bcd BCD counter. Can anyone explain how to implement it ? Here is my code: http://tpcg.io/JOHf4IFj but it needs to be checked. I have some problems with "valid" ...
0
votes
2
answers
248
views
How to Connect an External Signal to Digi-Key SmartFusion2 M2S010-MKR-KIT?
I am currently trying to configure my board to take an external square wave from a function generator, measure the time interval between rising and falling edges, then output the measurement on screen....
- 67
0
votes
1
answer
349
views
SmartFusion 2 Pin Assignments using Libero
I am currently trying to find the schematic or pinout chart for a MicroSemi's SmartFusion 2. I have read all of their reference documents and release notes, but I can't find which pin is wired into ...
- 67
-1
votes
1
answer
4k
views
Converting a 50MHz clock to 1Hz to blink an LED
My board uses a 50MHz clock which I am trying to convert to 1Hz so that I can blink an LED.
The way my code works is it counts up to 25,000,000 and then the divided clock signal switches from 0 to 1. ...
- 67
0
votes
1
answer
398
views
Is Microsemi Libero supposed to have many arithmetic cores inside its catalogue?
Here is a screenshot of the Libero catalogue tab in my machine.
I am using Libero 11.9. There are only 3 design blocks which frankly are trivial. There is no divider, no floating point maths blocks, ...
- 2,347
1
vote
1
answer
2k
views
Clock constraints for SDC file
I found several related answers to my question but none of them seem to clarify my case. I followed this answer and this one, but still getting warnings and when synth/impl. Here's the conceptual ...
- 3,262
7
votes
1
answer
1k
views
what is triplication on fpga?
I know FPGA design using VHDL and I came up some new topic recently that usage of triplication in FPGA but I am not confident about its understanding.
How can we use triplication in FPGA design and ...
- 71
1
vote
1
answer
1k
views
which interface to use TBI, GMII or MII? (FPGA)
I am working with the SoC FPGA Smartfusion2 M2S010-MKR-KIT. It is intended to exchange some data between the SoC and the PC. For that reason, I aim to use Ethernet.
As far as I understood, in order ...
- 527
-1
votes
1
answer
453
views
How does Flash*Freeze reduce power consumption in Microsemi FPGAs?
Microsemi FPGAs are marketed as being low power. They have this flash freeze mode that is supposed to achieve much lower power dissipation, down to micro watts.
I am trying to understand how exactly ...
- 12.4k
0
votes
0
answers
114
views
Pin strength configuration
Please, help me understand the specsheet on page 2-22. The table says that 3.3V standard supports 12mA drive strength, but there is also a "software" defined strength. What is it? There is also a "...
- 3,262
0
votes
1
answer
652
views
APB PENABLE stays only for one PCLK regardless of PREADY signal
I followed the AMBA 3 APB specification to design my APB slave. Reading from a slave requires several clock cycles to make the data ready for the bus, so I set my PREADY signal for one clock cycle ...
- 3,262
0
votes
2
answers
3k
views
Simultaneous write and read to/from a FIFO
Could someone, please, clarify whether or not I could simultaneously read and write from the soft FIFO described in this document on p.157? It does say that I can use separate read and write clocks. I ...
- 3,262
3
votes
1
answer
1k
views
How to "Pull Down" LVDS input in FPGA
One of my hardware modules uses a state machine which is triggered when the input signal IN is HI (that's an LVDS pair on Microsemi proASIC FPGA). The problem arises when nothing is connected to the ...
- 3,262
1
vote
2
answers
693
views
Why is there a need for an eNVM and an eSRAM in the same SoC FPGA
SmartFusion2 SoC FPGA is distinguished by containing an embedded Non-Volatile-Memory (eNVM) that is used to store the code needed for the booting process of the FPGA after power up. So in the presence ...
- 527
1
vote
1
answer
790
views
Unused bits on a DDR3 chip
I have 2 DDR3 x16 chips (MT41K256M16xx) interfaced with an FPGA (M2S150TS-1FCS536). I plan on using point-to-point data & fly-by address/command topologies.
I'm using ECC with a 16 bit bus, so 18 ...
- 850
0
votes
0
answers
113
views
SoftConsole VS Keil for Smatfusion2 or any other development environment?
In order to program the ARM Cortex-M3 processor which is embedded in the Microsemi FPGA board SmartFusion2, I think there is two possibilities (correct me if wrong):
Keil MDK (Microcontroller ...
- 527
3
votes
1
answer
382
views
Microsemi IGLOO2 FPGA design resources [closed]
I want to start working on IGLOO2 FPGA, and I'm new to FPGAs.
I searched throughout the internet for tutorials and training courses for Microsemi devices. It has a bad support and resources compared ...
- 139
1
vote
1
answer
3k
views
TCL command in Libero SOC [Microsemi] to generate the IP cores
Does anybody knows the TCL command to generate the IP cores in a design for the Libero Soc tool of Microsemi (v11.4 SP1)?
So the IP core (e.g. a FIFO) is configured and in the design. However, the ...
- 390
4
votes
1
answer
815
views
What files/directories are needed to recreate a Actel/Microsemi Igloo2 project?
This question is along the lines of What files/directories are needed to recreate a Xilinx PlanAhead project? but for an Actel/Microsemi FPGA design. I'm looking for a fairly standard design with ...
- 13.4k