in many application notes for processors in a BGA package I see a declaration that you could fully fanout the bga using only 4-6 layers and almost no HDI technology like microvias, burried vias even for high speed signals like DDR,USB etc. For example in the application note for the STM32MP1 on page 46 ff. you can see their 4 layer stack up with µV only from L1 to L2. On page 50 you see they achieve this fanout by using the top and bottom layer for signals and L2 and L3 for VCC/GND reference plane.
But is it such a good idea to route highspeed signals like DDR, USB on the outer layers? I always thought they are best routed in the inside sandwiched between reference planes. This way they are well shielded an protected from environmental influences or is this just overengineering and too expensive? Is this 4 layer layout just a marketing stunt or is this kind of fanout really used in industry, because its cheaper and reliable enough?
