Will a memory mapped i/o operation (in intel processor) still be cached if the address range of the mapped i/o is being typed as write back (WB) even if I use the in/out instruction?
EDIT: This question is solved. I found out that MMIO is cacheable, and MMIO operation can be reordered depending on it's memory type. That's why intel recommended to set MMIO using the MTRR as UC (uncacheable).. I found it on intel software developer manual v3A, which might also be applied on amd processors...