I recently worked on a 16-layer board design that contained only 2 ground planes, at the outer layers of the board, and several power planes (+1V1, +1V8, +3V0, +5V0) in the middle:

Since there are only 2 ground planes, a majority of the signal traces are referenced to power planes, which is bad, because switching noise will be coupled to these planes.
Please look at the following image and suppose we have a switching signal on layer IN_5H:

Have I drawn the return currents correctly here? Am I correct in assuming that the only way the current induced on plane +5V0 can return to the source is through a stitching capacitor? It seems to me that the best position for this capacitor, to keep loop length short, is nearest the IC pin output. Is this correct?